Verilog vhdlроботи

Науково-дослідний проект в галузі неруйнівного контролю. ____________________________________________________________ Scientific research project in the field of non-destructive testing.

I need to implement an FPGA-based cryptographic algorithm for a decentralized IoT application in Vivado Design Suite. Anyone who has a good command of Verilog implementation for FPGA in Vivado can discuss with me for further details.

We need a project done in Morse code encoder and decoder in VHDL. Our project contains 2 parts a transmitter and receiver. The transmitter part receives the text(ASCII) from the PC(user) via UART receiver and transmits the text to morse code encoder(converts text to morse code). The morse code pattern then is sent to an led. Dot(.) corresponds to LED on and dash(-) LED off. The receiver part has a photo diode which reads the blinking of the led(morse code) and data is transmits to Morse decoder where it is converted back to ASCII. The converted ASCII is then transmitted to end user PC for display. We have already designed the top level top level block diagram. we now need the source codes(entity and architecture) for the blocks and test benches for all blocks for simulation...

STM32 toolchain and also vhdl design with report describing the procedures

i want some vhdl coding simulating with test bench on modulsim and a report

I need to do simple FPGA project on Boolean Board (Real Digital). For example Tic Tac Toe game. software should be Vivado and programming should be done in Verilog.

This project requires basic knowledge of digital electronics and VHDL coding.

Need someone expert in Digital Electronics and VHDL programming. More details will be shared in private chat.

Need someone expert in Digital Electronics and VHDL programming. More details will be shared in private chat.

Need someone expert in Digital Electronics and VHDL programming. More details will be shared in private chat.

Need someone expert in Digital Electronics and VHDL programming. More details will be shared in private chat.

Digital Electronics VHDL Program

Professional and proficient in the following areas Boolean Algebra and Logic Design  Number systems  Basic Theorems of Boolean Algebra  Canonical and Standard Forms  Logic Gate Implementations and Characteristics: ...Logic  Latches  Flip Flops  Finite-State Machine (FSM) Model  Synthesis and Analysis  Designing State Machines using State Diagrams  Designing State Machines using ASM (Algorithmic State Machine) Charts  State Minimisation, Optimisation and Timing. Hardware Description Languages (VHDL)  Combinatorial descriptions  Delta Delays  VHDL hierarchy (Entities, modules, instantiation)  Language constructs (conditional assignment, selected assignment)  Synchronous descriptions (processes, if, case)  VHDL test benches  Synthesis considerations

Explain and help understand Ethernet MAC/PHY RTL from github. Required: - Industry experience in digital/mixed-analog IP RTL design, preferably Ethernet IP. Meetings will be conducted via zoom/meets. Thank you!

Program on vivado (verilog), morse code. Binary for "BASYS 3" fpga, simulation, files...etc More details via chat

I need to implement an Ed25519 Algorithm in Verilog for FPGA implementation that can properly simulate on Xilinx Vivado Design Suite. The complete algorithm code is already available in C language and I want to convert it into Verilog. Link:

Given any Verilog netlist of a digital circuit in gate-level format, the code should extract critical path. Critical path is the longest path from input to output port. There could be multiple inputs/outputs in a given circuits. Critical path can be the longest path from any input to any output based on the connections in the circuit.

I need a vhdl master to code a RISC processor with multiple components. I will give the detailed information.

need to make truth table and Circuitry Design and verilog code and testbench for fibonacci series generator

I have rich experience with FPGA I developed FPGA based IDS(Intrusion Detection System) I am strong at C, C++, Verilog and son on

using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++

I have to implement a pipelined DLX processor. I have already constructed the single staged processor. However, I will need you to do the pipelining part which would include the pipelined control, and relevant harard detectors, forwarding unit, and bypassing mechanisms. The project now has been implemented using a supermodular approach where I have tried to make the VHDL codes for the smallest units and then built them upwards in the schematic. I will need the schematic of the pipelined dlx too. here is the drive link with all the files for your reference I have a certain benchmark to run which i will share once i get to design it but the i will need the isim simulations of the entire processor as a proof that

hi there i need an electrical or electronics engineer who is expert in VHDL AND RISC-V for simple task more details will be shared with the suitable candidates in the inbox regards

hi there i need an electrical or electronics engineer who is expert in VHDL AND RISC-V for simple task more details will be shared with the suitable candidates in the inbox regards

hello, please contact me if you are proficient in the fields above

Assalam o alaikum !!! We are looking for electrical engineers to join our team and work on different projects related to following domains of electrical engineering: 1) Control System 2) Satellite communicati...related to following domains of electrical engineering: 1) Control System 2) Satellite communication 3) Radio frequency and microwave circuit design 4) VLSI techniques 5) Radar theory and satellite communication 6) Intelligent and adaptive systems 7) Digital design 8) Asic design Freelancers must be proficient in following: 1) Matlab / Simulink 2) Proteus 3) Multisim 4) pspice 5) LTspice 6) VHDL/Verilog coding What I am expecting: 1. Dedication to the work 2. On time delivery of work without any delay 3. Well arranged and properly formatted reports with plagiaris...

We are looking for electrical and electronics engineers with good experience in following areas: • Embedded C Programming. • VHDL/Verilog, LabVIEW/ Multisim/PSPICE • Network Simulator NS2/NS3 • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • IDEs like Keil MDK V5, ATmel studio and MPLab XC8. • PLCs / SCADA • PCB Designing-Proteus, Eagle. • IOT Technologies like Ethernet, GSM GPRS. • HTTP Restful APIs connection for IOT Communications. Feel free to place your bid and mention your areas of expertise in your proposal. we highly encourage new freelancers to apply for this post.

using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C , C++

I have a few labs im struggling with and they all follow one another. It requires VHDL, RARS and Ripes. Please contact me so I can show you the details and so we can get started on this. Thanks!

1. "idle" state: It is the state when the machine is doing nothing and is idle. In "idle" state, if power button is "on" then the state transition takes place from state "idle" to state "a" and the output is low. If power button is "off ", then the state remains in "idle". 2. "a" state: In state "a", if fill_water is 1(tha...state of the machine. In "c" state, if the water is filled that is if fill_water = 1, then the process gets completed and the state returns back to its idle state and the output is 1. Otherwise it remains in state "c". and in state a it depends on weight for example : 0-2 kilo 3 seconds to fill water 3-5 kilos 5 seconds 6-7 kilos 8 seconds for the weight 3bit...

Verilog/VhDL FPGA Asic Electronics Microcontroller

Hey I need someone who knows how to deal with integrated circuit design and vhdl

Hi, just to make sure. Do you have the Nexys 4 DDR board and vivado 2020.1 installed? Also, Do you have knowledge of multithreaded OS, in particular FreeRTOS? detail will be share in chat box

The instruction set for the processor RISC-V should be expanded. Hardware implementation of RISC-V processor with pipeline is already done (There is 5 stages of pipeline: Fetch, Decode, Execute, Memory and WriteBack). VHDL files are in attachment. The task is to upgrade this processor with 20 new instructions. For each instructions there is possibility of appearance of the hazard. Every hazard must be resolved. In the documentation there is explanation for the hazards as well as their elimination. Also, in VHDL files, there is implementation of blocks which remove hazards. Just ADD, AND, SUB and OR instructions are implemented in RISC-V. Current implementation of RISC-V support just this 5 instructions, so update of RISC-V is need it for 20+ new instructions For interactive ...

Hi, just to make sure. Do you have the Nexys 4 DDR board and vivado 2020.1 installed? Also, Do you have knowledge of multithreaded OS, in particular FreeRTOS?

design a single cycle mips proccessor computer Architecture vhdl

Knowledge in integrated circuit design and vhdl

There are about 10 prompts (design + testbench) that need to be written in Verilog. Message me personally for the prompts. I need it done as soon as possible.

Hi Fouwad M.,are you familiar with verilog vivado?

Hi Prabhakantha I., are you familiar with verilog vivado?

Hi Waleed A., are you familiar with verilog vivado?

Hi Chhanda H., are you familiar with verilog vivado?

Hi Quan D., are you familiar with verilog vivado?

Hi Krishna G., are you familiar with verilog vivado?

Hi Iqra J., are you familiar with verilog vivado?

Hi Moatasem M., are you familiar with verilog vivado?

Hi Abdullah E.,are you familiar with verilog vivado?

Hi Chhanda H., are you familiar with verilog vivado?

Hi Quan D.,are you familiar with verilog vivado?

Hi Minu G., are you familiar with verilog vivado?