An FPGA is a field-programmable gate array, which is an integrated circuit that can actually be configured AFTER manufacturing by either a consumer or designer. Since it is a configurable semiconductor device, it has all sorts of applications in a variety of sectors. In fact, there might not even be a sector that exists that cannot be affected by the FPGA, and this will continue to be exemplified for decades to come.


Some of the applications are obvious, while others might surprise. For example, an FPGA can be an integral tool to the consumer market, in that it can integrate various functions into one device, such as converged handsets and digital flat panel displays, for example. It could also be utilized in the industrial sector for applications such as automation and surveillance, as well. There are obvious applications when it comes to the automotive, defense, and medical sectors, as well.


The applications of the field-programmable gate array are varied, and they are considered to be an essential part of future technological trends that are considered some of the markets with the most potential right now – such as Big Data and the Internet of Things. When it comes to product development, automation, and device interaction, FPGA specialists certainly have a bright and interesting future in the job market.

Найняти Field-Programmable Gate Array Experts

Фільтрувати

Мої недавні пошуки
Фільтрувати по:
Бюджет
до
до
до
Тип
Навички
Мови
    Статус роботи
    12 робіт знайдено, ціни вказані в USD
    Trophy icon FPGA DDR controller (Verilog) 20 дні(-в) left

    The objective of this project is to write a Verilog 100MHz SDRAM DDR controller. The controller shall run on a Lattice LCMXO3L-4300E-6MG121I connected to a Winbond 256MBit 16-bit W9425G6KH. The challenge of this project is to have a synthesizable controller with zero timing errors at DDR 100MHz for 8-word burst writes and reads. Read the [увійдіть, щоб побачити URL] file in the archive [увійдіт...

    $250 (Avg Bid)
    $250
    0 робіт
    C, C++ IMPLEMENTATION OF FOPID CONTROLLER 6 дні(-в) left
    ПІДТВЕРДЖЕНО

    C, C++ IMPLEMENTATION OF FOPID CONTROLLER

    $99 (Avg Bid)
    $99 Сер. заявка
    6 заявки
    VHDL project: Measuring time between two input signals 6 дні(-в) left
    ПІДТВЕРДЖЕНО

    I need a simple VHDL program for measuring the time between two input signals. The VHDL program should be in structural code and should includes modules like Counter, BCDtoASCI, UART and FStateMachine + top level. I need also for every module and for the hole program testbenches.

    $183 (Avg Bid)
    $183 Сер. заявка
    8 заявки
    FPGA implementation of Fractional Order function using VHDL. 6 дні(-в) left
    ПІДТВЕРДЖЕНО

    FPGA implementation of Fractional Order function using VHDL, by using descrete function and any approximation methods.

    $106 (Avg Bid)
    $106 Сер. заявка
    7 заявки

    VLSI design for Reed Solomon FEC for 198,194 including documentation and explanation. Verilog files and simple testbench to prove the design. ASIC

    $128 (Avg Bid)
    $128 Сер. заявка
    7 заявки

    Hey, I have working project in simulation that when I try to run it on board it doesn't work. I need someone with that board or that have familiar board to notice if there is problem with my code.

    $154 (Avg Bid)
    $154 Сер. заявка
    3 заявки

    This includes the development of vhdl code for PWM generator, PID controller, flux estimator etc. Training would be web based on Skype or webex.

    $179 (Avg Bid)
    $179 Сер. заявка
    1 заявки
    Implementation of PID controller based FPGA using VHDL. 3 дні(-в) left
    ПІДТВЕРДЖЕНО

    Implementation of PID controller based FPGA using VHDL.

    $107 (Avg Bid)
    $107 Сер. заявка
    17 заявки
    Need FPGA RTL engineer 2 дні(-в) left
    ПІДТВЕРДЖЕНО

    Kindly share your availability and rates for a image processing module to be developed in FPGA.

    $19 / hr (Avg Bid)
    $19 / hr Сер. заявка
    11 заявки

    I want to implement a paper using verilog coding.. Kindly review paper before biding

    $25 (Avg Bid)
    $25 Сер. заявка
    5 заявки
    control system design (m. file code fix), PSO algorithm with simulink. 18 годин(-и) left
    ПІДТВЕРДЖЕНО

    Small code of Control system design (m. file code fix), PSO algorithm with simulink.

    $73 (Avg Bid)
    $73 Сер. заявка
    13 заявки
    DE10-lite development 14 годин(-и) left

    Connecting Display and other sensors to de10-lite and using as control panel. Display is a ER-TFTM070-5 v2.0.

    $25 / hr (Avg Bid)
    $25 / hr Сер. заявка
    4 заявки

    Топ-статті спільноти FPGA