Projects Directory : Design the Translated Document as per original layout - Design the Verilog implementation of the SIC/XE processor1