phase locked loop modelling in digsilent
£20-250 GBP
Оплачується при отриманні
A small test environment needed to be built using powerfatory where each PLL will be trying to synchronize to the AC waveform created by other PLLs. If you can convert Matlab simulink model to powerfactory that will be an advantage as well.
ID Проекту: #20031631
Про проект
5 фрілансерів(-и) готові виконати цю роботу у середньому за £164
I am an Electrical Engineer with a masters degree and I have high proficiency in Electrical Engineering, HVAC, LTE system model, Thermal system design, FPGA, Verilog / VHDL, Matlab/ Simulink, Microcontroller, Modeling Більше
Hi i'm engineer, power distribution and control expert, i have experience working in grids design, distribution substations, grounding, i can develop for you designs, plans and simulations.
Hi my Professional Aim is: ( Services then Solutions then Satisfactions) I hope you are good. As an experience in this field from last 5 years i am sure i can do it perfectly with in a time a Більше
I'm a professional Software Engineers and Electrical engineers. with over 10years experience in Universal Circuit, Simulator (QUCS),PCB Layout, Arduino and have been working on Industrial Automatics and Electronics. my Більше