verilog assignment

Анульовано Опубліковано %project.relative_time Оплачується при отриманні

$30-250 USD

Оплачується при отриманні

Анульовано Оплачується при отриманні

Hello, i need help with an assignment for verilog. Specifically I need to continue with an RISC-V ALU that I am required to make. Then after I am done with the executions, I need to make a Fetch, Decode and Writeback code. We can talk so I can explain more of the files given to us and for any questions.

Some is the work that I have done so far. I am currently working on the execute part and it only works for 101 cycles and not 4000 as instructed in the video.

Have to finish this four parts

Fetch

Decode

Execute

Writeback

Using my execute code, I am stuck on the execute part as it only performs 101 cycles and not 4000.

Contact me for documents

Асемблювання Техніка FPGA Мікроконтролер Verilog / VHDL

ID Проекту: #17603107

Про проект

10 заявок(-ки) Дистанційний проект Остання активність 5 роки(ів) тому

Хочете заробити?

Переваги подання заявок на Freelancer

Вкажіть свій бюджет та часові рамки
Отримайте плату за вашу роботу
Опишіть свою пропозицію
Реєстрація та подання заявок у проекти є безкоштовними

10 фрілансерів(-и) готові виконати цю роботу у середньому за $127

Світлина профілю ahmedmohamed85
ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using verilog, please check my profile also please message me so that we can discuss Best regards

$83 USD за 1 день
(490 відгуків(и))
8.1
Світлина профілю ducdctoandh
ducdctoandh

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I a Більше

$100 USD за 0 дні(-в)
(90 відгуків(и))
6.9
Світлина профілю loi09dt1
loi09dt1

Hi, I am a highly-skilled FPGA engineer with 6+ years experience and hundreds of FPGA/Verilog/VHDL projects using Xilinx/Altera FPGA Design Tools and Digital Logic Design using LogiSim/CEDAR. An FPGA/Verilog/VHDL Co Більше

$80 USD за 2 дні(-в)
(152 відгуків(и))
6.7
Світлина профілю Manoj3050
Manoj3050

Hi, I'm an electronic engineer with more than 5 years of experience in Verilog programming and FPGA based systems development. I've decided to apply for the project as I have many experience in developing RISC process Більше

$250 USD за 10 дні(-в)
(33 відгуків(и))
5.5
Світлина профілю ENG1mga
ENG1mga

Hi, I am mechatronics engineer , professional at verilog . I can do all you need , So,contact me for further details

$100 USD за 2 дні(-в)
(61 відгуків(и))
5.4
Світлина профілю quandangvan
quandangvan

I have already done some RISC projects before. I will finish your project on time. Please award it for me.

$111 USD за 3 дні(-в)
(17 відгуків(и))
4.8
Світлина профілю hungfreelancer
hungfreelancer

Hello, I am working in the ASIC design flow for 10 years. I have experience in using VCS FOR SIMULATION, DC for synthesis and ICC for layout. I have just completed the RTL and Testbench code for design multi core chip Більше

$94 USD за 3 дні(-в)
(8 відгуків(и))
4.2
Світлина профілю SANGITAR
SANGITAR

I am professional FPGA programmer with over 10 years of experience in processor logic design and development.

$277 USD за 8 дні(-в)
(4 відгуків(и))
4.1
Опублікувати схожий проект